


100\_Power On Timing--AC mode  
101\_Power On Timing--DC mode

APU: change 01002-01170700 to 01002-01250200  
@20181022F

Follow FX505DY, SR先用0201  
@20181018J




RX Side

TX Side



www.teknisi-indonesia.com

CPU\_GND







EGPIO27: internal pull down by software.

**+1VSVUS**

GND

C0704  
10UF/6.3V  
N/A

(32,33,40,41,53,69,70)

R0701 2 1 10KOhm /N/A

BUF\_PLT\_RST#

R0704 1 2 33Ohm N/A

R0722 1 2 0Ohm

R0703 1 2 22KOhm

PLT\_RST#

PLT\_RST1

AR15

AV8

AP10

AV11

WAKE\_LIAGPIO1

WAKE\_LIAGPIO2

AV13

SLP\_S3\_L

AT14

SLP\_S5\_L

AR8

DIMM\_SEL2

PD1\_I2C\_INT\_APU (70) AGPIO12

SA0A3\_GPI0/AGPIO10

AC\_RES/AGPIO23

LLB\_LIAGPIO12

EGPIO42

PCIE\_RST0\_LIEGPIO26

PCIE\_RST1\_LIEGPIO27

RSMRST\_L

PWR\_BTN\_LIAGPIO0

PWR\_GOOD

SYS\_RESET\_LIAGPIO1

PM\_RSMRST#

PM\_PWRBTN#

PM\_PWROK

SYS\_RESET#

PCIE\_WAKE#

PM\_SUSB#

PM\_SUSC#

(30)

(30)

(30)

(8)

(33,40,41,53,70)

(30,57,70,96,98)

(30)

+3VSUS

10KOhm

@

R0725

AGBIO1E

Follow FX505DY & G板 @20181015H

PCIE\_SSD\_RST#

(46)

PCIE\_WAKE#

PM\_FWROK

SYS\_RESET#

R0707 1 2 10KOhm N/A

R0709 1 2 8.2KOhm

C0702 2 1 0.01UF/25V IX

A\_Z\_BITCLK

A\_Z\_SDIN0

ACZ\_RST#\_AUD

A\_Z\_SYNC

A\_Z\_SDOUT

(36)

(36)

(37)

(36)

(36)

R0710 1 2 33Ohm N/A

A\_Z\_BITCLK\_R

A\_Z\_SDIN0

AP1

AP4

AP3

AR4

AR3

A\_Z\_SDIN2

ACZ\_RST#\_AUD\_R

A\_Z\_SYNC\_R

A\_Z\_SDOUT\_R

R0714 1 2 33Ohm N/A

R0712 1 2 33Ohm N/A

R0713 1 2 33Ohm N/A

SW\_MCLK/TDM\_BCLK\_BT

SW\_DATA0/TDM\_DOUT\_BT

AGPIO7/FCH\_ACP\_I2S\_SDIN\_BT

AGPIO8/FCH\_ACP\_I2S\_LRCLK\_BT

AT2

AT4

AR8

AP6

FPS REV 0.90 PART 4 OF 13 FPS BGA1140

Pin connection diagram for the I2C interface:

- I2C1\_SCL** is connected to **RN0701A** (pin 2) and has a **2.2KOhm** pull-up resistor.
- I2C1\_SDA** is connected to **RN0701B** (pin 4) and has a **2.2KOhm** pull-up resistor.

DDR4 SPD CLK/DATA

Pin configuration diagram for the R7071/R7075 and R7076/R7071 chips. The diagram shows two rows of pins. The top row has pins 1 and 2 for M\_B\_SMB\_CLK (2.2KOhm, N/A) and M\_B\_SMB\_DAT (2.2KOhm, N/A). The bottom row has pins 1 and 2 for I2C3\_SCL\_TCH\_PAD (2.2KOhm, N/A) and I2C3\_SDA\_TCH\_PAD (2.2KOhm, N/A). A +3V/S supply is connected to pin 1 of the bottom row. A dashed orange box encloses the top two pins. A dashed green box encloses the bottom two pins. Text overlays include 'Add PD I2C @20181218E' in blue and green, and 'DDR4' in blue. Pin numbers (46) and (46) are shown next to the dashed boxes. Pin numbers (31) and (31) are shown next to the bottom two pins.

```
EGPIO14/SF1_S5_EGPIO14
AGPIO39/SF1_S5_AGPIO39

I2C0_SCL/SF10_I2C_SCL/EGPIO151
I2C0_SDA/SF10_I2C_SDA/EGPIO152

I2C1_SCL/SF11_I2C_SCL/EGPIO149
I2C1_SDA/SF11_I2C_SDA/EGPIO150

I2C2_SCL/EGPIO113/SDA0
I2C2_SDA/EGPIO114/SDA0

I2C3_SCL/AGPIO19/SDA1
I2C3_SDA/AGPIO20/SDA1

PSA_I2C_SCL
PSA_I2C_SDA

AGPIO3
AGPIO4/SATAE_IFDET

AGPIO5/DEVSFP0
AGPIO6/DEVSFP1
SATA_ACT_L/AGPIO130

AGPIO9
AGPIO40
AGPIO69
AGPIO86

INTRUDER_ALERT
SPK1R/AGPIO11
BLINK/AGPIO11

GENINT1_L/AGPIO89
GENINT2_L/AGPIO90

FANIN0/AGPIO84
FANOUT0/AGPIO85
```

## DDR4

Tocuh pad

Change @20181218G

Remove SATA LED# @20181016A

待確認Pull=H or L @ 20181013C

panel internal PU

待確認要接什麼

DGPU

Add HDMI\_HDP\_EN\_dGPU#  
@20181107A

Change HDMI\_HDP\_EN\_dGPU# to DP\_HPD\_event#  
@20181108C

LLL to Micron  
LLH to Samsung  
@20181227C

Default Samsung  
@20190201A

Add @20181218G

<Variant Name:

ASUS Project Name  
FX505DY

Title :

	Size
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

Dept.: NB-SZ-RD3

**Engineer:**

Date: Monday, April 29, 2019

Sheet 7 of 104


```
Onboard Memory PCB-ID:
AGPIO3 =>DIMM_SEL0
AGPIO4 =>DIMM_SEL1
AGPIO10 =>DIMM_SEL2
```


### DDR4 Memory Down pool

	Micron (1Rx8Gb)	Samsung (1Rx16Gb)		
	03012-00030700 Micron DDR4 2666 MT40A1G8SA-075:E	03012-00060000 Samsung DDR4 2666 K4AAG085WA-BCD		
DIMM_SEL0	<b>L</b>	<b>L</b>		
DIMM_SEL1	<b>L</b>	<b>L</b>		
DIMM_SEL2	<b>L</b>	<b>H</b>		

LLL to Micron  
LLH to Samsung  
@20181227C


@20181013B





改回  
@20190129B

For AMD checklist @20181018H



GPU

TBD



SSD

WLAN


LAN

GPU

PCIE CLK P/N  
都有預留電阻於後端

To GPU CLK  
20181001A

teknisi-indonesia

Delete .BB16 SSD\_SATA2\_PCIE\_DET  
@20181107A

**DGPU Power EN pin**


DGPU Power EN pin

LPC





Add @20190429A


SPI



Add APGIO68&amp;144 @20181109B




CPU\_CAP



If the VSS plane is cut to create a VDDIO\_MEM\_S3 plane, ceramic capacitors with NP0 or C0G dielectric are connected across the VDDIO\_MEM\_S3 and VSS plane split.

POWER RAIL			
CPU	CPU_FP5	FX505ZD	CRB線路
Power rail	VDDCR_SOC	+VDDCR_SOC	+APU_VDDSOC_RUN
	VDDIO_MEM_S3	+1.2V	+APU_VDDIO_SUS
	VDDIO_AUDIO	+1.8VS	+VDD_AUD_ALW
	VDD_33	+3VS	+3.3V_RUN
	VDD_18	+1.8VS	+1.8V_RUN
	VDD_18_S5	+1.8VSUS	+1.8V_ALW
	VDD_33_S5	+3VSUS	+3.3V_ALW
	VDDP_S5	+0.9VSUS	+VDDP_ALW
	VDDP	+0.9VS	+VDDP_RUN
	VDDBT_RTC	+1.5VA	+VDDBT_RTC
	VDDCR	+VDDCR_VDD	+APU_VDDCORE_RUN



PMW Master	
PMW Bus Device	PMW Bus Address
PMW-GSMR A(1)	Adn
PMW-GSMR A(2)	Adn
PMW-GSMR A(3)	Adn
PMW-GSMR B(1)	Adn
PMW Master (PMW2)	
PMW Bus Device	PMW Bus Address
PMW-GSMR Thermistor sensor	0x0, 0x1
PMW-Thermistor sensor	0x0
TL Thermistor	0x0, 0x1
AD_CONVERT	0x0
PMW (Thermistor sensor)	7x0
PMW(Thermistor sensor)	7x0, 7x1, 7x6, 7x5, 7x3

Device Identification	
PMW Protocol sensor	
PMW	XXXXXXXXXXXX
PMW	XXXXXXXXXXXX

BIOS Setting	
SATA Mode	AHCI
SATA Port 1	00000000
SATA Port 2	00000000

1	USB1	
2	USB2	
3	USB3	USB Port1
4	USB4	
5	USB5	USB Port2
6	USB6	USB Port4
7	USB7	Card Reader

1	USB21	
2	USB22	
3	USB23	USB Port1
4	USB24	
5	USB25	USB Port2
6	USB26	USB Port4
7	USB27	Card Reader

10	ACC007		9	000200	Camera
11	ACC008		10	0002010	W-Ray
12	ACC009		11	0002011	
13	ACC010	Thunderbolt u4	12	0002012	TD011 104
13	ACC007		13	0002013	TS07
14	ACC008		14	0002014	BT
15	ACC009				
16	ACC0010				
17	ACC0011				
18	ACC0012				
19	ACC0013(000010)	DATA 000			
20	ACC0014(000010)				
21	ACC0015	IGAR			
22	ACC0016	MSAR_1000			
23	ACC0017				
24	ACC0018				

[illegible][illegible]


15	RA	RA	RA
16	RC <sup>1</sup> , SB	RC <sup>1</sup> , SB	RC <sup>1</sup> , SB
15	RC <sup>1</sup>	RC <sup>1</sup>	RC <sup>1</sup>
16	RC <sup>1</sup> , SA(SA, SA)	RC <sup>1</sup> , SA(SA, SA)	RC <sup>1</sup> , SA(SA, SA)
17	RC <sup>1</sup> , Q, SA(SA, SA)	RC <sup>1</sup> , Q, SA(SA, SA)	RC <sup>1</sup> , Q, SA(SA, SA)
18	RC <sup>1</sup> , Q, SA(SA, SA)	RC <sup>1</sup> , Q, SA(SA, SA)	RC <sup>1</sup> , Q, SA(SA, SA)
19	RC <sup>1</sup> , SA(SA, SA)	RC <sup>1</sup> , SA(SA, SA)	RC <sup>1</sup> , SA(SA, SA)
20	RC <sup>1</sup>	RC <sup>1</sup>	RC <sup>1</sup> , SA(SA, SA)
21	RC <sup>1</sup>	RC <sup>1</sup>	RC <sup>1</sup> , SA(SA, SA)
22	RC <sup>1</sup> , SA(SA, SA)	RC <sup>1</sup> , SA(SA, SA)	RC <sup>1</sup> , SA(SA, SA)
23	RC <sup>1</sup> , SA(SA, SA)	RC <sup>1</sup> , SA(SA, SA)	RC <sup>1</sup> , SA(SA, SA)
24	RC <sup>1</sup>	RC <sup>1</sup>	RC <sup>1</sup> , SA(SA, SA)
25	RC <sup>1</sup>	RC <sup>1</sup>	RC <sup>1</sup> , SA(SA, SA)
26	RC <sup>1</sup>	RC <sup>1</sup>	RC <sup>1</sup> , SA(SA, SA)
27	RC <sup>1</sup>	RC <sup>1</sup>	RC <sup>1</sup> , SA(SA, SA)
28	RC <sup>1</sup>	RC <sup>1</sup>	RC <sup>1</sup>
29	RC <sup>1</sup>	RC <sup>1</sup>	RC <sup>1</sup>
30	RC <sup>1</sup>	RC <sup>1</sup>	RC <sup>1</sup>

Project Name: **ASUS G703GI**  
 Title: **CPU-II, System Setting, R1.10**


Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, April 29, 2019	Sheet 11 of 104

Memory Channel A


On Board DDR4



On board 只接一組 (Follow FP5 MPDG & GX502)




Follow FP5 MPDG no connect and pull-H @20181005B



公版有pull-H

Memory Channel B

SO-DIMM DDR4



EVENT# 對接pull-H +1.2V (Follow FX505 & 公版)

RESET# only對接 (Follow FX505 & 公版)



公版有pull-H

www.teknisi-indonesia.com


Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Monday, April 29, 2019	Sheet	15 of 104

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Monday, April 29, 2019	Sheet 17 of 104




Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		R1.0
Date:	Monday, April 29, 2019	Sheet	19 of 104


Change USB Port0 to Port4  
@20181224A




Change USB Port0 to Port4  
@20181224A



Change name  
@20181109A




Add pull-H @20181004H




AMD Design check  
AGPI013. If unused, enable internal pull down by software.

Modify @20181017P



Change USB Port0 to Port4  
@20181224A

LMAX\_A\_CONN: USB3.1 Gen1 maximum trace length to  
USB-A connector:  
USB Port0,Port3 -->152.4mm (6000mil)  
USB Port1,Port2,Port4 -->203.2mm (8000mil)



Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Monday, April 29, 2019	Sheet	22 of 104

Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, April 29, 2019	Sheet 23 of 104

Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Monday, April 29, 2019	Sheet	24 of 104

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Monday, April 29, 2019	Sheet 25 of 104




Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, April 29, 2019	Sheet 29 of 104






## Keyboard Connector




www.teknisi-indonesia.com

EMI Reserve  
如要上件請確認容值 (選擇Pico等級)




D3110 ESD Diode  
1st Source: P/N:07024-00200200 AMAZING/AZC099-04SPR7G  
2nd Source: P/N:07024-00710000 NXP/USB2X4D



for ESD



Add @20181219B (EMI request)




## TP Conn.



## For EMI

20170411 ashton modify





<Variant Name>

<b>ASUS</b>		Title : KBC_KB & TP	
ASUSTeK COMPUTER		Engineer: EE	
Size B	Project Name	GM501	Rev R1.0
Date: Monday, April 29, 2019	Sheet	31	of 104





teknisi-indonesia








**X3301: 25MHZ +/-30ppm/10pF (3225)**

1st: P/N:07G010272501 TXC/7V25000011

2nd: P/N:07G010952500 HOSONIC/E3FB25




PCIE Tx,Rx方向是以PCH為觀點




Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Monday, April 29, 2019	Sheet 12 of 104

shunt C  
for EMI 1818.12.27


CMC for EMI (2018.11.15 EMI Edward)




teknisi-indonesia

ESD Diode (2018.11.15 EMI Edward)  
Between LANport & Choke

LAN Connector



ASUS		Project Name	Rev
GU502DU			1.0
Title : LAN_RJ45_CON			
Size	Dept.:	ASUSTek COMPUTER	Engineer: NB1 RD2 EE1
B	Date: Monday, April 29, 2019	Sheet	34 of 104



Change to 0.1uF  
20181009N

10uF\*4  
1uF\*16






Table 4-25. DDR4 Memory Down Power Plane Decoupling




Memory Configuration	Power Domain	Decoupling Location	Qty x $\mu$ F (size)	Note
DDR4 Memory Down x8- 8 Devices per Channel	VDDQ/VDD (shorted)	4 as near each x8 DRAM device as possible	64x 1 $\mu$ F (0402) (min of 48 stuffed)	
		Distributed around the DRAM devices	20x 10 $\mu$ F (0603) (min of 12 stuffed)	
	VPP	2 as near each x8 DRAM device as possible	32x 1 $\mu$ F (0402)	
		Distributed around the DRAM devices	10x 10 $\mu$ F (0603)	
	VTT	Distributed along termination resistors	32x 1 $\mu$ F (0402)	
		Distributed evenly across domain	8x 10 $\mu$ F (0603)	

<Core Design>

Follow FPS MPDG  
Follow GX502 預留 1.2V pull-H  
©20181005H



新增M\_A\_VRECA (Follow FX505) and remove page18



**DIM Thermal Sensor**






Table 4-25. DDR4 Memory Down Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x $\mu F$ (size)	Note
	VDDQ/VDD (shunted)	4 in near each x8 DRAM device as possible  Distributed around the DRAM devices	64x 1 $\mu F$ (0402) (min of 48 shunted)  20x 10 $\mu F$ (0603) (min of 12 shunted)	
DDR4 Memory Down to x8 Devices per Channel	VPP	2 in near each x8 DRAM device as possible  Distributed around the DRAM devices	32x 1 $\mu F$ (0402)  10x 10 $\mu F$ (0603)	
	VTT	Distributed along termination resistors Distributed evenly across domain	32x 1 $\mu F$ (0402)  8x 10 $\mu F$ (0603)	




## Main Board



DDR4 - 2666MHz (8G)  
1st : Hynix - 03A08-00051400  
2nd : Samsung - 03A08-00051300  
DDR4 - 2666MHz (16G)  
1st : Hynix - 03A08-00061400  
2nd : Samsung - 03A08-00061500


Memory Configuration	Power Domain	Decoupling Location	Qty x $\mu$ F (size)	Note
DDR4 2 Channels SODIMM <b>1DPC</b>	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 $\mu$ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 $\mu$ F (0402)	
		1 placeholder	1x 330 $\mu$ F (7343)	
	VTT	Placed on VTT plane close to DIMM, 1 cap stuffed, 1 placeholder	2x 10 $\mu$ F (0603)	
		Placed on VTT plane close to DIMM	4x 1 $\mu$ F (0402)	
	VPP	DIMM Pin side, 1 per DIMM	2x 10 $\mu$ F (0603)	
		DIMM Pin side, 1 per DIMM	2x 1 $\mu$ F (0402)	
	VDDSPD	Place close to DIMM	2x 0.1 $\mu$ F (0402)	
		Place close to DIMM	2x 2.2 $\mu$ F (0402)	

Figure 4-24. CFL-H DDR4 x8 Memory Down V<sub>REF-CA</sub> Overview



Memory Down Vref

Figure 4-22. CFL-H DDR4 SO-DIMM V<sub>REF-CA</sub> Overview




SO-DIMM1 Vref




Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, April 29, 2019	Sheet 20 of 104

Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, April 29, 2019	Sheet 26 of 104


Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, April 29, 2019	Sheet 27 of 104




Add redriver@20181217B





EC Power



## Short Land &amp; 0 ohm



+1.8VGS VDSH



Remove TP\_PS2\_CLK & DAT  
@20181009E

Change PS\_ON to PS\_ON\_EC @20181023D

Add @20181108C

Remove SUSC\_@20181016C

Remove MB\_MAX\_POWER  
改由SW control  
@20181009J



Confirm with RF  
@20181015K

C3016 Change to mount @201812198

C3019 Change to mount @20181219E






Add AC\_IN\_OC# PULL-H and 100K  
@20181023K

Change PS\_ON to PS\_ON\_EC  
@20181023D


Change @20181023F


Add Pull-L  
@20181023R

Change netname and unmount  
@20181017E



Add @20181023A






Follow GX502\_1002\_2330

CPU PCIE

Remove MUX @20181102C

PCIE Lane1


PCIE Lane0



For AMD checklist @20181018H

Follow FX505DY & 公板  
@20181015J


2st NGFF PCIE x2





J4001\_NGFF M-KEY PCIe4 Connector H=5.0mm  
1st Source: P/N:12003-00162500 ARGOSY/NASMO-S6701-TS50

改不上件  
@20181015H

Add @20181219B (EMI request)




Remove MUX @20181102C




Follow FX505DY & 公板  
@20181015H

CLKREQ0\_SSD1# Change to CLKREQ3\_SSD2#  
@20190129A


Add @20181013C




NGFF1 Device Sleep




Delete NGFF2\_DEVSLP @20181107A



Follow GX502\_1002\_2330







1nd NGFF PCIE x2


tekniisi-indonesia

Remove MUX @20181102C

PCIE Lane5

PCIE Lane4

For AMD checklist @20181018H



2018/7/20  
PR need to modify to short land



@20181015P

@20181017H

Follow FX505DY & 公板  
@20181015J

New PN : 12003-00079400

Follow GX502\_1002\_2330



Follow FX505DY & 公板  
@20181015H

CLKREQ3\_SSD2# Change to CLKREQ0\_SSD1#  
@20190129A

改不上件  
@20181015H

Remove MUX @20181102C

HW\_Control NGFF Device Sleep



Close to Device connector


Delete NGFF1\_DEVSLP @20181107A

<Core Design>

HDMI Switch

LPC Debug Port

2017/11/10




1st: 12018-00103800  
2nd :12018-00103300

2017/11/10


Flash BIOS

Rename  
@20181011G




KSO7	(30,31,35)
KSO0	(30,31,35)
KSI1	(30,31,35)
KSO9	(30,31,35)
KSI5	(30,31,35)
KSO3	(30,31,35)
KSI4	(30,31,35)
KSI2	(30,31,35)
KSO1	(30,31,35)
KSI3	(30,31,35)
KSI0	(30,31,35)
KSO5	(30,31,35)
KSO2	(30,31,35)
KSO4	(30,31,35)
KSO6	(30,31,35)


<Core Design>

		Title : <b>DEBUG_LPC</b>	
ASUSTeK COMPUTER		Engineer: <b>EE</b>	
Size <b>A</b>	Project Name <b>GX502GX</b>		Rev <b>1.0</b>
Date: <b>Monday, April 29, 2019</b>		Sheet <b>44</b> of <b>104</b>	


## Control Signal (LCD/BL)




## LCD VDDEN / +3V5\_LCD



## Panel BL Power




Remove C4503 for EMI LAN  
@20181227G




Rename  
@201810158

eDP from CPU

Change name Re-timer@20181023F



Delete Re-timer@20181023F




Panel Vender : AUO  
PN : B156HAN08.2(HW\_ZA)

PIN NO.	Symbol	PIN NO.	Symbol
1	NC	24	LCD GND
2	H_GND	25	LCD GND
3	lane3_N	26	LCD GND
4	lane3_P	27	HPD
5	H_GND	28	BL_GND
6	lane2_N	29	BL_GND
7	lane2_P	30	BL_GND
8	H_GND	31	BL_GND
9	lane1_N	32	BL Enable
10	lane1_P	33	BL PWM DIM
11	H_GND	34	NC
12	lane0_N	35	NC
13	lane0_P	36	BL PWR#
14	H_GND	37	BL PWR
15	AUX_CH_P	38	BL PWR
16	AUX_CH_N	39	BL PWR
17	H_GND	40	NC
18	LCD_VCC		
19	LCD_VCC		
20	LCD_VCC		
21	LCD_VCC		
22	LCD Self Test		
23	LCD GND		

teknisi-indonesia


## MIC module



## MIC




## For ESD




Rename  
@20181017H

eDP\_HPD (CPU)





Delete Re-timer@20181023F



Delete @20181022M





©2018 Design

Change DSW to SUS  
@20181009









Remove ESS  
@20181008G





0221 change to 0201 for LY routing




@20181025D



## DETECTION



20171208 modify level shift for I2S follow GL704GS






&lt;Core Design

		Project Name <b>GX531GX</b>		Rev <b>1.0</b>
<b>Title :</b> <b>AUD ALC3288-CG</b>				
Size C	<b>Dept.:</b> <b>ASUSTeK.COMPUTER INC.</b> <b>Engineer:</b> <b>EE</b>			
Date: <b>Monday, April 29, 2019</b>		Sheet     36     of     104		






$\lambda_{\text{GND}} / \text{GND}$

The diagram shows three parallel capacitors connected between two ground points, GND\_AUDIO and GND. Each capacitor is labeled with values 2 and 1, and 0.1uF/10V.


















<Variant Name>


		<b>Title :</b> XDD_HDD & ODD CON	
ASUSTeK COMPUTER		<b>Engineer:</b> EE	
Size A	Project Name GX502GX		Rev 1.0
Date: Monday, April 29, 2019		Sheet 42	of 104

		<b>Title :</b> I/O_Main board Conn.	
ASUSTeK COMPUTER		<b>Engineer:</b> EE	
Size  A	Project Name  GX502GX		Rev  1.0
Date: Monday, April 29, 2019		Sheet 59 of 104	


20180716a  
Ian: change PD controller to ITE8851  
20180702  
Ian: modify component location



teknisi-indonesia



Different power plan prevent leakage



Add I2C0\_SCL, I2C0\_SDA, PD1\_I2C\_INT\_PCH @20181218B


### 6.3 I2C0 Slave ID Decode

IT8851 provides one I2C slave interface, I2C0, for communication and four different slave ID decodes for I2C0 slave.

Table 6-1. I2C0 Slave ID Decode

AD1	AD0	Slave ID
0	0	7'h40
0	1	7'h42
1	0	7'h50
1	1	7'h52

EN	Channel Enable Setting
0	Disabled
1	Enabled (Default)



add RC @20181221B

051522 Change by Viscusi, 12-20-2018

USB\_D+ USB\_D- USB\_D+ USB\_D-

MAX3232CPE MAX3232CPE

470K/100V 470K/100V

RS485 RX TX RS485 RX TX

3.3V 3.3V

5V 5V

0






Figure 1 shows four DNA constructs labeled (a) through (d). Each construct consists of a linear DNA molecule with a central region containing a 147bp DNA sequence flanked by two 147bp DNA sequences. The constructs are labeled with their respective plasmid names and the 147bp DNA sequence.

- (a) pUC19: The central region contains a 147bp DNA sequence flanked by two 147bp DNA sequences. The plasmid name pUC19 is indicated at the top right.
- (b) pUC19: The central region contains a 147bp DNA sequence flanked by two 147bp DNA sequences. The plasmid name pUC19 is indicated at the top right.
- (c) pUC19: The central region contains a 147bp DNA sequence flanked by two 147bp DNA sequences. The plasmid name pUC19 is indicated at the top right.
- (d) pUC19: The central region contains a 147bp DNA sequence flanked by two 147bp DNA sequences. The plasmid name pUC19 is indicated at the top right.

20180803  
change VBUS capacitorAdd C4729 C4730  
©20100215BAdd C4731  
@20190215E

U4702 change to 06016-01300200  
@20190215B

Add L4706  
@201902150[illegible]


Change 12013-00117100 to  
12013-00175600 @20181116A

Change @20181109A

20180801  
no PD function, delete discharging circuit

DC-IN Connector


New 6 Phi 4 Pin DC\_Jack 1.55ch



12033-00020300


J6001	3.4CH	1.55CH
	12033-00020200	12033-00020300

Battery Connector



12017-00080400

Note: Battery Connector 正確性與BAT1\_IN\_OC#是否預留!







**Title :** I/O board Audio/USB

ASUSTeK COMPUTER



**Engineer:** Wendell\_Lo

Size	Project Name	Rev
C	GL752VW	1.0


EMI1 SPRING (4.7H) 13060-00570000\*1

EMI2 SPRING (2.6H) \*3  
13NB0150M01011EMI2 SPRING (4H) \*3  
13NK00B1M01011U6906 U6910 change to 13040-00440000(SMT Gasket H=2.5mm)  
@20190213A


Modify @20181122A(EMI req.)





Modify @20181122A(EMI req.)






Unmount @20181029D

U6907 U6909 change to 13040-00920000(SMT Gasket H=3mm)  
@20190213A


EMI request @20181026A

P\_SMB0\_CLK  
P\_SMB0\_DAT  
(30.60,89.90)  
(30.60,89.90)將U6904, U6908(改裸銅), U6905(改裸銅) 移除  
@20181122C



2017/04/05 EMI





4/2 for EMI




2016/07/27 EMI



GX501VI 1.1H




Delete@ 20181015K



&lt;Core Design&gt; 2017.05.02 EMI Reserve

ASUS		Title : OTH_EMI	
ASUSTek COMPUTER		Engineer: EE	
Size	Project Name	GX502GX	
B		Rev	
Date: Monday, April 29, 2019		Sheet	69 of 104
		1.0	

teknisi-indonesia

		Project Name		Rev
		<b>GX502GX</b>		1.0
<b>Title :</b> <b>ANT</b>				
Size				
<b>C</b>	<b>Dept.:</b>	<b>ASUSTeK COMPUTER</b>	<b>Engineer:</b>	<b>EE</b>
Date: <b>Monday, April 29, 2019</b>			Sheet	<b>49</b> of <b>104</b>

# CPU Thermal Sensor

U5004

1 SCL 5 SDA

2 GND 3 ALERT# 4 VDD

NC7771TLJA

06023-00330000

N5011

+3V

R5007

10.0kOhm

1%

Q/D

CPU\_THERM# (32.77)

SMBUS addr=01001000 (0x48)

SMB1\_CLK\_S (28.77.78)

SMB1\_DAT\_S (28.77.78)

+3V

C5006

0.1uF/16V

Temp.	Resistor
75	2kOhm
90	7.5kOhm
100	10.5kOhm
105	14kOhm
110	18.7kOhm

Reserve for power noise

SMB1\_CLK\_S

C5001

0.01uF/16V

⑧

Temp.	Resistor
75	2kOhm
90	7.5kOhm
100	10.5kOhm
105	14kOhm
110	18.7kOhm

www.teknisi-indonesia.com

### PWM CPU Fan

+12VS\_FAN +5VS  
Max:1A  
Change +12VS\_FAN to +5VS  
Follow GX502\_1002\_2330

Change +12VS\_FAN to +5VS @20181025P

Add +12VS\_FAN @20181218E

(30) FAN0\_PWM  
(30) FAN0\_TACH

J5003  
SIDE2  
SIDE1  
WTOR\_CON\_4P

### PWM VGA Fan

+12VS\_FAN +5VS  
Max:1A  
Change +12VS\_FAN to +5VS  
@ GM531GS R1.0 modified

Change +12VS\_FAN to +5VS @20181025P


(30) FAN1\_PWM  
(30) FAN1\_TACH

J5004  
SIDE2  
SIDE1  
WTOR\_CON\_4P



C017 change to C5007  
C018 change to C5008  
C021 change to C5009  
C023 change to C5010  
@20190128A




Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, April 29, 2019	Sheet 54 of 104





## POWER button



## OS LED (PWRBTN)







Change @20181026B




<Core Design>

<b>ASUS</b>		Title : <b>IO Con. to MB</b>	
ASUSTeK COMPUTER		Engineer: <b>EE</b>	
Size <b>A</b>	Project Name <b>GX502GX</b>		Rev <b>1.0</b>
Date: <b>Monday, April 29, 2019</b>	Sheet <b>55</b>	of <b>104</b>	



**KB RGB LED**

**D item- RGB LED**  
Remove@20181009N




**Keyboard LED Connector**      **Follow G1704GW@ 20181105A**      **Remove 4 ZONE RGB@20181213A**








Delete@ 20181015K




[1107]  
R5703 mount R5703  
IMVP8使用KBL使用的P/N:06095-01620100  
避免遇到以前案子NCP81205 Vcc發電造成的issue




R1.1-13



**SUSC\_EC# turn off discharge before +12V ON**  
**+12V turn on discharge after SUSC\_EC# OFF**



Change DSW to SUS  
@20181009





<Core Design>


POWER GOOD DETECTOR

0.95/1.8/3/5vsus


DEEP S3




Power Good



Remove AMD GPU PWRGD  
@20181009K





		<b>Title :</b> BT_Blueetooth	
ASUSTeK COMPUTER		<b>Engineer:</b> EE	
Size	Project Name		Rev
C	GX502GX		1.0
Date: Monday, April 29, 2019		Sheet 61 of 104	



**Title :**      **NGFF SSD(MAXIM)**


**ASUSTeK COMPUTER**


**Engineer:**                      **Wendell\_Lo**

Size	Project Name
D	<b>GL752VW</b>




Rev
1.0




		<b>Title :</b> ME_Screw Hole & Nut	
ASUSTeK COMPUTER		<b>Engineer:</b> EE	
Size  A	Project Name  teknisi-indonesia  <b>GX502GX</b>		Rev  1.0
Date: Monday, April 29, 2019		Sheet 65 of 104	

		Title :	
ASUSTeK COMPUTER		Engineer:	EE
Size	Project Name		Rev
A	GX502GX		1.0
Date: Monday, April 29, 2019		Sheet 66 of 104	







Change @20181025A




Change @20181023F  
NC @20181030B




Change @20181023E



Change @20181023F





TOP&BOT 2.4/8




TOP&BOT 3.5/8





Add @20181029C







<Core Design>

		<b>Title :</b> OTH_for test only	
ASUSTeK COMPUTER		<b>Engineer:</b> EE	
Size  A	Project Name  GX502GX		Rev  1.0
Date: Monday, April 29, 2019		Sheet 68 of 104	







[www.teknisi-indonesia.com](http://www.teknisi-indonesia.com)




**MEMORY: GPU FB Partition A**



**MEMORY: GPU FB Partition B**




### MEMORY: GPU FB Partition D



```
R7206
R7230
R7229
R7215
umount
@20190211A
```











ILMT for  
OCP Table


ILMT State	OCP
0	8A
Floating	10A
1	12A

PT830\* 請放置 PU8301旁;並請放置Trace上!

P\_OP9VSUS\_LX\_30

(30,84) 0.9VSUS\_ON







Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, April 29, 2019	Sheet 85 of 104







Adaptor select			
		W Series	G Series
PR8921		10m	5m
PR8936			
14K	0.4V	30W	120W
31.6K	0.8V	40W	150W
56K	1.2V	45W	180W
93.1K	1.6V	65W	230W
150K	2.0V	75W	280W
270K	2.4V	90W	330W
560K	2.8V	120W	400W




Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, April 29, 2019	Sheet 82 of 104

ILMT for OCP Table State	OCP
0	8A
Floating	10A
1	12A



PT840\* 請放置 PU8401旁;並請放置Trace上!



**+VTT / +2.5V[For Memory]**

 $I_{max} = 0.5A$ 


PT860\* 請放置 PU8600旁;並請放置Trace 上!




Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Monday, April 29, 2019	Sheet	93 of 104

FBVDDQ  
GPU aid


## Channel A




## Channel E




## Channel 0




## Channel





VZAM SWR FBVDOQ



Все реже слышны возмущения!









### VRAM Thermal Sensor




<b>ASUS</b>		<b>GRX31-CK</b>	
E2804		V0000	
Model		ASUS GRX31-CK	
Part Number		ASUS GRX31-CK	

C73288  
C73284  
C73223  
C73247  
C73629  
C73129  
C73682  
C73188  
C73681  
C73189  
C73725  
C73182  
C73203  
C73200  
C73544  
C7361  
C73216  
C73284  
C73257  
C73218  
C73225  
C73226  
C73653  
C73850  
unmodified  
@20110211

www.dovepress.com  
©2019 by Dove Medical Press Ltd.





```
100AB_Alt_Accr ENABLE
000AB_Sel_Accr DISABLE
100EDV_Sel_Risbrnd
000EDV_Sel_Origval
1PCIE_CFG_Low_PwrMstr
0PCIE_CFG_High_PwrMstr
1VGA_Device_Enable
0VGA_Device_Disable
DEFUAT_LLW
```




I<sub>max</sub>= 19.461A  
OCP= 26A  
+5VSUS

I<sub>max</sub>= 6.324A  
OCP= 15A  
+3VSUS




請 check 整份線路 +12VSUS total 並聯對地電阻不得小於10kOhm









Adaptor Mode (IMVP8)									
	S0	C5	D53	S4	S5	S5 with USB Charge+			
PS_ON	1	-	1	-	1	-	-	-	1
3VADSW_ON	1	-	1	-	1	-	-	-	1
5VSUS_ON	1	-	1	-	1	-	-	-	1
5VSUS_ON	1	-	1	-	1	-	-	-	1
1.35V_ON	1	-	1	-	0	-	-	-	0
SUSC_ECP	1	-	1	-	0	-	-	-	0
SUBS_ECP	1	-	0	-	0	-	-	-	0

Battery Mode (IMVP8)									
	S0	C5	D53	S4	S5	S5 with USB Charge+			
PS_ON	1	-	1	-	1	0	0	0	1
3VADSW_ON	1	-	1	-	1	0	0	0	0
5VSUS_ON	1	-	1	-	0	0	0	0	0
5VSUS_ON	1	-	1	-	1	0	0	0	1
1.35V_ON	1	-	1	-	1	0	0	0	0
SUSC_ECP	1	-	1	-	0	0	0	0	0
SUBS_ECP	1	-	1	-	0	0	0	0	0



DVS Setting		
MEM_VDD_CTL	H	L
Voltage	1.35V	1.35V
P09404	1.000ns	
P09409	21.500ns	
P09423	7500ns	







Title  <Title>		
Size  A	Document Number  <Doc>	Rev  <RevCode>
Date:	Monday, April 29, 2019	Sheet 95 of 104




www.teknisi-indonesia.com



<Variant Name>

		Project Name		Rev	
		Coffeelake-H		R1.0	
<b>Title :</b> PW_+12VS_FAN					
Size	Dept.:	NB Power team	Engineer:	Hon	
B					
Date: Monday, April 29, 2019			Sheet	96	of 104

# PEX\_VDD [For GPU]






C:CPU  
P:PCH  
S:PLT  
Power  
Signal

(+RTCBAT)+3VA\_RTC  
(AC\_BAT\_SYS)+3VA/+5VA  
(+3VA\_RTC)RTCRST#(PCH)  
(Power)AC\_IN\_OC#(EC)  
(EC)PS\_ON(+3VA\_EC)  
(PS\_ON)+3VA\_EC(EC)  
(3VADSW\_ON)+3VA\_DSW(3VA\_DSW\_PWRGD)  
(EC)DPWROK\_EC(PCH)  
(+3VA\_DSW)PM\_BATLOW#(PCH)  
(PCH)PM\_SLP\_SUS#(EC)  
(VSUS\_ON)+1.0VSUS\_VCCPRIM(1.0VSUS\_PWRGD)  
(EC)PM\_RSMRST#\_PCH(PCH)  
(PCH)SUSWARN#(EC)  
(EC)ME\_AC\_PRESENT\_PCH(PCH)  
(EC)PCH\_SUSACK#(PCH)  
(PWR\_Switch)PWR\_SW#(EC)  
(EC)PM\_PWRBTN#(PCH)  
(EC)SUSC\_EC#(Power)  
(SUSC\_EC#)+12V/+5V/+3V  
(EC)SUSB\_EC#(Power)  
(SUSB\_EC#)+12VS/+5VS/+3VS  
(SUSB\_EC#)+1.0V\_VCCST,VCCPLL  
(SUSB\_EC#)+VCCIO,(+12VS)+VCCSTG  
(1.2V\_ON)+2.5V(2.5V\_PWRGD)  
(1.2V\_ON)+VDDQ\_CPU(1.2V\_PWRGD)  
(+12VS)+VCCPLL\_OC  
(SUSB\_EC#)+VCCIO(VCCIO\_PWRGD)  
(ALL\_SYSTEM\_PWRGD)+VCCSA(IMVP8\_PWRGD)  
(DDR\_VTT\_CTRL)+0.6V  
(CPU)DDR\_VTT\_CTRL(Power)  
(Power)1.2V\_PWRGD(AND)  
(Power)IMVP8\_PWRGD  
(AND)ALL\_SYSTEM\_PWRGD(CPU/PCH/EC/Power)  
(ALL\_SYSTEM\_PWRGD)VCCST\_PWRGD\_CPU(CPU)  
(EC)PM\_PWROK\_PCH(PCH)  
(PCH)CLK\_PCH\_BCLK(CPU)  
(PCH)H\_CPUPWRGD(CPU)  
  
(CPU)P\_SVID\_DATA\_X2(Power)  
(EC)PM\_SYSPWROK\_PCH(PCH)  
(PCH)PLT\_RST#(CPU/EC/Device)  
(P\_IMVP8\_DRVON)+VCCCORE(IMVP8\_PWRGD)  
(CPU)H\_THERMTRIP#(PCH)  
(PCH)DDR4\_DRAMRST#(Memory)

+VCCGT


CFL H Power Sequence  
(AC mode)

DC-IN Mode

C:CPU (+RTCBAT)+3VA\_RTC  
P:PCH (AC\_BAT\_SYS)+3VA/+5VA  
S:PLT (+3VA\_RTC) RTCRST# (PCH)  
Power (Power) AC\_IN\_OC# (EC)  
Signal (EC) PS\_ON (+3VA\_EC)  
(PS\_ON)+3VA\_EC (EC)  
(3VADSW\_ON)+3VA\_DSW (3VA\_DSW\_PWRGD)  
(EC) DPWROK\_EC (PCH)  
(+3VA\_DSW) PM\_BATLOW# (PCH)  
(PCH) PM\_SLP\_SUS# (EC)  
(VSUS\_ON)+1.0VSUS\_VCCPRIM (1.0VSUS\_PWRGD)  
(EC) PM\_RSMRST#\_PCH (PCH)  
(PCH) SUSWARN# (EC)  
(EC) ME\_AC\_PRESENT\_PCH (PCH)  
(EC) PCH\_SUSACK# (PCH)  
(PWR\_Switch) PWR\_SW# (EC)  
(EC) PM\_PWRBTN# (PCH)  
(EC) SUSC\_EC# (Power)  
(SUSC\_EC#)+12V/+5V/+3V  
(EC) SUSB\_EC# (Power)  
(SUSB\_EC#)+12VS/+5VS/+3VS  
(VSUS\_ON)+1.0V\_VCCST, VCCPLL (VCCST\_PWRGD)  
(+VCCIO)+VCCSTG  
(1.2V\_ON)+2.5V (2.5V\_PWRGD)  
(1.2V\_ON)+VDDQ\_CPU (1.2V\_PWRGD)  
(+12VS)+VCCPLL\_OC  
(SUSB\_EC#)+VCCIO (VCCIO\_PWRGD)  
(ALL\_SYSTEM\_PWRGD)+VCCSA (IMVP8\_PWRGD)  
(DDR\_VTT\_CTRL)+0.6V  
(CPU) DDR\_VTT\_CTRL (Power)  
(Power) 1.2V\_PWRGD (AND)  
(Power) IMVP8\_PWRGD  
(AND) ALL\_SYSTEM\_PWRGD (CPU/PCH/EC/Power)  
(ALL\_SYSTEM\_PWRGD) VCCST\_PWRGD\_CPU (CPU)  
(EC) PM\_PWROK\_PCH (PCH)  
(PCH) CLK\_PCH\_BCLK (CPU)  
(PCH) H\_CPU\_PWRGD (CPU)  
(ALL\_SYSTEM\_PWRGD) P\_IMVP8\_EN\_10 (Power)  
(CPU) P\_SVID\_DATA\_X2 (Power)  
(EC) PM\_SYSPWROK\_PCH (PCH)  
(PCH) PLT\_RST# (CPU/EC/Device)  
(P\_IMVP8\_DRVON)+VCCCORE (IMVP8\_PWRGD)  
(CPU) H\_THERMTRIP# (PCH)  
(PCH) DDR4\_DRAMRST# (Memory)

+VCCGT

CFL H Power Sequence  
(DC mode)





1. P.01-30 reference FA50500, P.11-104 reference GX502\_(WV39\_20180927C)  
2. Ref. connection\_WV79\_20180928a)  
20181004  
P.03  
P.07  
P.30 Copy FX5050Y P.30  
P.32 Modify Reset circuit  
P.34 Modify LAN connector  
P.35 Modify N-KEY I78291E to I78299E  
P.36 修改  
P.37 Modify Headphone\_Mic, ESS  
P.39 Remove Mute control  
P.40 Modify circuit  
P.41 Modify circuit 4 喇叭, 0 ohm电阻  
P.43 Add Mic and HDR circuit  
P.48 Keep SL4802  
P.49 Modify circuit  
P.50

9. Card Reader: AD6435--02630002400 (Page42)

10. USB Charger IC: (Page52) Sillego SLG55584AVTR -- 06016-00040000  
MAXIM MAX14566AESTA+ -- 060016196011

11. USB3.0 Repeater IC: (Page67)  
Parade : P88710B -- 06053-00200000  
Maxim : MAX14972CTG+ -- 06053-00030000


		Title : <a href="#">ASUS MAXIM ZEN</a>	
Engineer :		EE	
Rev	Revision	GX5020X	Rev
01	01	01	01

Address Selection Table									
Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	mask
0x0000	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
0x0001	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x1	0x1
0x0002	0x0	0x0	0x0	0x0	0x0	0x0	0x1	0x0	0x2
0x0003	0x0	0x0	0x0	0x0	0x0	0x1	0x0	0x0	0x4
0x0004	0x0	0x0	0x0	0x0	0x1	0x0	0x0	0x0	0x8
0x0005	0x0	0x0	0x0	0x1	0x0	0x0	0x0	0x0	0x10
0x0006	0x0	0x0	0x1	0x0	0x0	0x0	0x0	0x0	0x20
0x0007	0x0	0x1	0x0	0x0	0x0	0x0	0x0	0x0	0x40
0x0008	0x1	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x80


Register Address									
Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	mask
0x0	0	0	0	0	0	0	0	0	0
0x1	0	0	0	0	0	0	0	1	0x1
0x2	0	0	0	0	0	0	1	0	0x2
0x3	0	0	0	0	0	1	0	0	0x4
0x4	0	0	0	0	1	0	0	0	0x8
0x5	0	0	0	1	0	0	0	0	0x10
0x6	0	0	1	0	0	0	0	0	0x20
0x7	0	1	0	0	0	0	0	0	0x40
0x8	1	0	0	0	0	0	0	0	0x80

Register	Register Name	Register Value	Register Mask	Register Address
0x0	Register 0	0x0	0x0	0x0
0x1	Register 1	0x1	0x1	0x1
0x2	Register 2	0x2	0x2	0x2
0x3	Register 3	0x3	0x3	0x3
0x4	Register 4	0x4	0x4	0x4
0x5	Register 5	0x5	0x5	0x5
0x6	Register 6	0x6	0x6	0x6
0x7	Register 7	0x7	0x7	0x7
0x8	Register 8	0x8	0x8	0x8
0x9	Register 9	0x9	0x9	0x9


## PROTECTION



OVP Protection circuit 24V--> Cast down



## AC\_Short\_Protection






Copyright


ASUS				Project Name	Rev.
Title :				Rev. 1.0	Rev. 1.0
Date :				Engineer :	Editor :
Date :				Engineer :	Editor :





請放靠近PU9101









AC\_BAT\_SYS Discharge線路  
T-Discharge : 0.626s( Worst case 10 Phase )




Channel-01  
BS IN  
\*Full range = 19V  
Bus Gain = 6.4514m





Channel-02  
BS IN  
\*Full range = 19V  
Bus Gain = 6.4514m



CM REF IN  
+0.85V(實際0.8459V)



BS REF  
\*6.0331V, 5.4514V( 此值需小於19V, BAT電壓 )



UPI / ON 時序Issue預置Option線路 (Short Term Solution)

倍3VA Load被抽均預置線路  
( PR9810上件時, PR9820需不上件 )

NVD規定線路阻抗為 8.6 ~ 8.60hm

UPI / ON Co-Latency線路

## N18E

### 150W+

	UP9026PQK1 ( UPI )	NCP45491 ( ON )
PR9801	100k(100212100014010)	
PR9817	127k(100212127014010)	189k(100212149014010)
PR9822	100k(100212100014010)	
PR9814	127k(100212127014010)	175k(100212169014010)
PR9805	75k(100212750214010)	
PR9806	487k(100212487014010)	649k(100212649014010)
PR9807	75k(100212750214010)	
PR9808	487k(100212487014010)	649k(100212649014010)
PR9811	24k(100212324314010)	243k(100212243314010)
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

### 115W ~ 130W

	UP9026PQK1 ( UPI )	NCP45491 ( ON )
PR9817	127k(100212127014010)	189k(100212149014010)
PR9814	127k(100212127014010)	175k(100212169014010)
PR9805	75k(100212750214010)	
PR9806	487k(100212487014010)	649k(100212649014010)
PR9807	75k(100212750214010)	
PR9808	487k(100212487014010)	649k(100212649014010)
PR9811	24k(100212324314010)	243k(100212243314010)
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

### 100W ~ 110W

	UP9026PQK1 ( UPI )	NCP45491 ( ON )
PR9817	127k(100212127014010)	189k(100212149014010)
PR9814	127k(100212127014010)	175k(100212169014010)
PR9805	75k(100212750214010)	
PR9806	487k(100212487014010)	649k(100212649014010)
PR9807	75k(100212750214010)	
PR9808	487k(100212487014010)	649k(100212649014010)
PR9811	24k(100212324314010)	243k(100212243314010)
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

### 75W ~ 90W

	UP9026PQK1 ( UPI )	NCP45491 ( ON )
PR9817	127k(100212127014010)	189k(100212149014010)
PR9814	127k(100212127014010)	175k(100212169014010)
PR9805	75k(100212750214010)	
PR9806	487k(100212487014010)	649k(100212649014010)
PR9807	75k(100212750214010)	
PR9808	487k(100212487014010)	649k(100212649014010)
PR9811	24k(100212324314010)	243k(100212243314010)
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

### 75W-

	UP9026PQK1 ( UPI )	NCP45491 ( ON )
PR9817	127k(100212127014010)	189k(100212149014010)
PR9814	127k(100212127014010)	175k(100212169014010)
PR9805	75k(100212750214010)	
PR9806	487k(100212487014010)	649k(100212649014010)
PR9807	75k(100212750214010)	
PR9808	487k(100212487014010)	649k(100212649014010)
PR9811	24k(100212324314010)	243k(100212243314010)
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

## N18P

### 75W-

	UP9026PQK1 ( UPI )	NCP45491 ( ON )
PR9801	100k(100212100014010)	
PR9817	127k(100212127014010)	189k(100212149014010)
PR9822	100k(100212100014010)	
PR9814	127k(100212127014010)	175k(100212169014010)
PR9805	75k(100212750214010)	
PR9806	487k(100212487014010)	649k(100212649014010)
PR9807	75k(100212750214010)	
PR9808	487k(100212487014010)	649k(100212649014010)
PR9811	24k(100212324314010)	243k(100212243314010)
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

### 150w+

	UP9026PQK1 ( UPI )	NCP45491 ( ON )
PR9801	100k(100212100014010)	
PR9817	127k(100212127014010)	189k(100212149014010)
PR9822	100k(100212100014010)	
PR9814	127k(100212127014010)	175k(100212169014010)
PR9805	75k(100212750214010)	
PR9806	487k(100212487014010)	649k(100212649014010)
PR9807	75k(100212750214010)	
PR9808	487k(100212487014010)	649k(100212649014010)
PR9811	24k(100212324314010)	243k(100212243314010)
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

### 115W ~ 130W

	UP9026PQK1 ( UPI )	NCP45491 ( ON )
PR9801	100k(100212100014010)	
PR9817	127k(100212127014010)	189k(100212149014010)
PR9822	100k(100212100014010)	
PR9814	127k(100212127014010)	175k(100212169014010)
PR9805	75k(100212750214010)	
PR9806	487k(100212487014010)	649k(100212649014010)
PR9807	75k(100212750214010)	
PR9808	487k(100212487014010)	649k(100212649014010)
PR9811	24k(100212324314010)	243k(100212243314010)
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

### 75W ~ 90W

	UP9026PQK1 ( UPI )	NCP45491 ( ON )
PR9801	100k(100212100014010)	
PR9817	127k(100212127014010)	189k(100212149014010)
PR9822	100k(100212100014010)	
PR9814	127k(100212127014010)	175k(100212169014010)
PR9805	75k(100212750214010)	
PR9806	487k(100212487014010)	649k(100212649014010)
PR9807	75k(100212750214010)	
PR9808	487k(100212487014010)	649k(100212649014010)
PR9811	24k(100212324314010)	243k(100212243314010)
PR9812	10k(100212100214010)	
PR9834	90.9k(100212909214010)	

GM531GX R1.0 SKU Table

Option	PCB	SKU	CPU	Power	DRAM	VRAM			
60MB0810-MB1030	R1.0	GM531GX SKU1	/17-7700HQ	/230W	VR0	VR0_Micron			
60MB0810-MB2000	R1.0	GM531GX SKU2	/25-7300HQ	/230W	VR0	VR0_Samsung			

9. Card Reader: A06435--02G630002400 (Page42)

10. USB Charger IC: (Page52) Silago S1G55584VTR -- 06016-00040000  
MAXIM MAX14566AETA+ -- 06G016196011

11. USB3.0 Repeater IC: (Page67)  
Parade : P88710B -- 06053-00Z00000  
Maxim : MAX1497ZCTG+ -- 06053-00030000



Title: [ASUS R1.0 Rev 01.1](#)

Engineer: EE

Part Number: **GM531GX**

Rev: 01